

# PROGRAMMER'S INSTANT REFERENCE CARD

68000

## **HOW TO USE** THIS MICRO CHART

The INSTRUCTION SET section describes each instruction and gives its addressing modes, assembler syntax, size, execution time, and effect on the flags.

The OPERANDS AND ADDRESSING The OPERANDS AND ADDRESSING section has general information on operand sizes, data organization in memory and registers, addressing modes, stacks, and queues.

The EXCEPTION PROCESSING The EXCEPTION PROCESSING section explains the 68000's response to errors, traps, interrupts, and other unusual conditions and its use of reserved memory locations.

The PINOUTS section lists the IC package pin numbers and signal names.

The ARBREVIATIONS section defines abbreviations used throughout this Micro Chart.

## **ABBREVIATIONS**

\* = Active low signal name suffix, or boolean inversion \$ = Hexadecimal Ad = Destination Address register (AD-A7) An = Address register (AD-A7) 40 =

Source Address register As = Sou (AO-A7 (AO-A7)
addr = address
addr.L = 32-bit absolute
address
addr.W = 16-bit absolute
address
B = Operand size is byte
BW = Operand size is byte or

word
BWL = Operand size is byte. BWL = Uperand size is byte, word, or long word C = Carry flag in CCR cc = Any of the sixteen condition codes: CC, CS, EQ, F, GE, GT, HI, LE, LS, LT, MI, NE, PL, T, VC, or

VS CCR = Condition Code

tck = Condition Code register CLKs = Execution time of instruction in CLK cycles da = Immediate data da3 = 3-bit immediate data da4 = 4-bit immediate vector

number
da8 = Immediate data byte
da16 = Immediate data word
da32 = Immediate data long

da32 = Immediate data long
word

dd = Destination Data
register (D0-D7)
dile = 8-bit displacement
di16 = 16-bit displacement
Dn = Data register (D0-D7)
Ds = Source Data register
(D0-D7)
dst = Destination

(00-07)
dst = Destination operand
ea = Effective address
Hex = Hexadecimal
III = Interrupt mask (Bits
10,9,8) in SR
L = Operand size is long
word

word
LSB = Least significant (low order) bit; Bit 0
MSB = Most significant (high

MSB = Most significant (high order) bit N = Negative flag in CCR PC = Program Counter register PI = Privileged instruction Rd = Destination register (AD-A7 or DO-D7) Reads = Number of read bus cycles during instruction execution ren = Remister

reg = Register regs = Registers Rs = Source register (AO-A7 or DO-D7) Supervisor bit (Bit 13)

Stack Pointer register or USP) (SSP or USP)
SR = Status register,
including CCR
src = Source operand
SSP = Supervisor Stack

Pointer register
T = Trace bit (Bit 15) in SR
USP = User Stack Pointer

USP' = User Stack Pointer register V = Overflow flag in CCR W = Operand size is word or long word register is word or long word word or instruction in words Writes = Number of write bus cycles during instruction execution

cycles during instruction x = Extend flag in CCR Xn = Index register (AO-A7 or DO-D7) Z = Zero flag in CCR

## **OPERANDS AND** ADDRESSING

INSTRUCTIONS: 1 to 5 words. Operation, register, length, and sometimes operand are given in first (Operation) word. O-4 Extension words specify immediate data, source address, and destination address operands in that order; each, if present, is 1-2 words.

REGISTERS: Sixteen 32-bit general RECISTERS: Sixteen 32-bit general purpose registers consisting of eight bata registers (DO-DY) and eight Address registers (AD-AY), one 32-bit Program Counter (PC), and one 16-bit Status Register (SR). The Condition Code register (CDR) is the lower byte of the SR. AY is the system Stack Pointer. One of two registers, SSP or USP, is used as AY; when one is active, the other is inaccessible; see Supervisor and User States below.

STATUS AND CONDITION CODE REGISTERS:

	System Byte						User Byte (CCR)										
Bit:	15	5	7	_				8	7							0	
SR:	T	0	S	0	0	I	I	I	0	0	0	X	N	Z	V	C	

T: 1 = Trace mode, 0 = execute mode
S: 1 = Supervisor state, 0 = User state
III: Interrupt priority:
111 = 7 (highest and non-maskable)
000 = 0 (lowest)
X,N,Z,V,C - See Flags
Other bits are usually zero

SUPERVISOR STATE: The CPU is in Supervisor state when S=1. A7 is the SSP. All memory accesses are to the Supervisor memory space. All instructions are allowed. Only these privileged instructions can switch the CPU to User state by clearing the S bit: ANDI to SR, EORI to SR, MOVE to SR, or RTE.

USER STATE: The CPU is in User state when the S=0. A7 is the USP. All memory accesses are to the User memory space. An attempt to execute a Privileged instruction will cause an exception. Only an exception can switch the CPU to the Supervisor state.

#### **OPERANDS**

BIT NUMBERS: Low order (least significant) bit is numbered 0.

OPERAND SIZES: Add suffix .B, .W, or .L to instruction mnemonic for Byte (8 bits), Word (16), or Long Word (32). The default size is Word.

DATA REGISTER OPERANDS (DO-D7): can be 1, 8, 16, or 32 bits. Only low order part of register is used or changed for byte and word operands; high order part is not affected. Only one bit is used or changed for bit operations.

ADDRESS REGISTER OPERANDS (AO-A7): If destination, all 32 bits are affected, and SOURCE WORD OPERAND IS SIGN-EXTENDED to 32 bits before operation. If source, all or low order half is used.

INDEX REGISTER (A0-A7 or D0-D7): Any address or data register can be used as a word (Xn.W, sign-extended low order word) or a long word (Xn.L) index register.

register.

MEMORY OPERANDS: can be 1, 8, 16, or 32 bits. 1 byte per address. High order byte of word has same address (always even) as word; low order byte has next higher address (odd). Instructions and multibyte data start on even addresses. Long word at address N has second word at address N+2; second long word is at address N+4. Most significant digit of 8CD byte is in high order bits; less significant digits are in bytes at higher addresses. The FC2-FCD outputs distinguish program references from data references; all writes are data references; all operand reads except PC relative are data references.

FC2	FC1	FCO	Cycle Type
L	L	L	(reserved by Motorola) User Data
L	Н	L	User Program
Н	H	Н	(reserved for user def.) (reserved by Motorola)
Н	Ĺ	H	Supervisor Data
Н	H	L	Supervisor Program
H	H	H	Interrupt Acknowledge

The data bus strobes define how the data bus is used:

			Bus 015-08				
HLHLLHL	H L L H L L H	×HHHLLL	n 15-8 n 15-8 15-8 7-0m 15-8	7-0			
* = Active low signal H = High L = Low x = Don't care n = No valid data m = Maybe							

#### STACKS AND QUEUES

SYSIEM STACK: A7 is the system Stack Pointer used for subroutine calls. See Operands and Addressing. The stack grows from higher to lower addresses; SP points to last word pushed on stack; SP decrements before push, increments after pop. Any instruction using -(A7) as the destination operand is a push; any instruction using (A7)+ as the source operand is a pop.

USER STACK: To grow from higher addre to lower address, use -(Ad) to push, (Rs) to pop; An points to top item. To grow from lower address to higher address, use (Ad)+ to push, -(As) to pop; An points to next free spot.

USER QUEUE: A FIFO list. To grow from JOHN QUELUE: M FIFU 11ST. 10 GROW TRO lower address to higher address, use (Ad)+ to put, -(As) to get. To grow from higher address to lower address, use -(Ad) to put, (As)+ to get.

#### ADDRESSING MODES

SOURCE.DESTINATION: Instructions that move data from a source to a destination are written in the form:
mnemonic src,dst

IMPLIED: Operand is in one of these registers: CCR, PC, SR, SP, SSP, or USP. Example: TRAPV

QUICK IMMEDIATE ( Q # ): 3-bit operand (1 to 8) is in operation word for ADDQ and SUBQ; 8-bit operand (-128 to +127) is in operation word for MOVEQ. Example: ADDQ #7,D3

IMMEDIATE (#da): Byte operand is in low order byte of extension word; word operand is in extension word; long word operand is in 2 extension words. Example: ORI.8 #\$^F, D6

ABSOLUTE SHORT (addr.W): Extension word, sign-extended to 32 bits, is address of operand. Example: ASL VAR6.W

ABSOLUTE LONG (addr.L): Two extension words are 32-bit address of operand. Example: CLR COUNT.L

PROGRAM COUNTER RELATIVE WITH DISPLACEMENT (dis(PC)): Address of operand is sum of address of extension word and sign-extended displacement in extension word. Example: LEA LOKKUP(PC),A4

PROGRAM COUNTER RELATIVE WITH INDEX AND DISPLACEMENT (disp(PC,Kn)): Address of operand is sum of address of extension word, contents of index register, and sign-extended displacement in low byte of extension word. Index register can be any Address or Data register. Example: JMP NEXT(PC,D1.L)

DATA REGISTER DIRECT (Dn): Operand is in data register. Example: CLR.B DO

ADDRESS REGISTER DIRECT (An): Operand is in address register. Example: CMPA.L DO,AO

ADDRESS REGISTER INDIRECT ((An)): Address of operand is in address register. Example: LSR (A5)

ADDRESS REGISTER INDIRECT WITH PREDECREMENT (-An) OR POSTINCREMENT ((An)+): Address of operand is in address register. Address register is decremented before use or incremented after use by 1, 2, or 4 depending on operand size. If size is byte and register is SP, adjustment is by 2, not 1. Examples: TAS -(A1) NEG.B (A6)+

ADDRESS REGISTER INDIRECT WITH DISPLACEMENT (di16(An)): Address of operand is sum of sign-extended extension word and address register contents.
Example: EORI.B #\$55,LIGHTS(A2)

ADDRESS REGISTER INDIRECT WITH INDEX AND DISPLACEMENT (di8(An,Xn): Address of operand is sum of address register contents, index register contents, and sign-extended displacement in LOW BYTE of extension word.

Example: ROL.W BIAS(AO,A1.W)

#### ASCII

LSI	) MSD	000	001	010	011	100	101	110	111
0 1 2 3	0000 0001 0010 0011	SOH	DC1 DC2	SP !!	0 1 2 3	@ A B C	PORS	, арс	5 d t 8
	0100 0101 0110 0111	ENQ ACK	NAK SYN	\$ 28.81	4 5 6 7	DHFG	T U V W	d e f g	tコンヨ
8 9 A B	1000 1001 1010 1011	HT LF	CAN EM SUB ESC	()*+	89	HIJK	X Y Z [	h i j k	x y z {
D	1100 1101 1110 1111	CR SO	FS GS RS US	/	< = >?	0231	_	1 m n o	DEL

## **EXCEPTION PROCESSING**

CLKs.Reads.Writes

The CPU's response to unusual internal or external conditions.

EXCEPTION VECTORS: Number Addr Dec Hex Hex Use

lex Hex Use CLKs.Reads.Writes
0 000000 (Reset SSP; see note below)
1 000004 RESET\* 40.6.0
2 000008 Bus Error (BERR\*) 50.4.7
3 000002 Address Error 50.4.7
4 000010 Illegal Instruction 34.4.3
5 000014 Divide by zero 42.5.4
6 000018 CHK operand out of bounds
7 000011 TRAPO When V= 13.4.3
8 000022 Privilege violation 34.4.3
8 000022 Privilege violation 34.4.3
8 000022 Line 1010 emulator 34.4.3
6 000025 Line 1010 emulator 34.4.3
0 000024 (reserved)
0 000034 (reserved)
0 000034 (reserved)
0 000034 (reserved)
0 000034 (reserved)

to 00005C (reserved)

7 00005C (reserved)
8 00006B Spurious irpt 44.5.3
9 00006B Spurious irpt 44.5.3
9 00006E Ext irpt 1 autovector 44.5.3
9 00006E Ext irpt 3 autovector 44.5.3
9 00006E Ext irpt 3 autovector 44.5.3
9 00007E Ext irpt 5 autovector 44.5.3
9 00007E Ext irpt 5 autovector 44.5.3
9 00007E Ext irpt 7 autovector 44.5.3
9 00007E Ext irpt 7 autovector 44.5.3
9 00007E Ext irpt 7 autovector 44.5.3

00007C Ext ipp / Bucustan 000080 TRAP #0 instruction 38.4.4 to 00008C TRAP #15 instruction 38.4.4 0000CO (reserved) to 0000FC (reserved) 000100 Oth User interrupt 44.5.3

to to 55 FF 0003FC 191st User interrupt 44.5.3 Vectors 0 and 1 are in Supervisor Program memory space; all others are in Supervisor Data memory space.

EXCEPTION VECTORS: Each (except 0) holds the long word address of an exception handling routine. Vector 0 is not a vector; it is the value loaded into the SSP after a RESET\*.

VECTOR NUMBER: Provided by CPU or external logic. When multiplied by four, gives address of vector.

EXCEPTION PROCESSING TIMES: CLKs is the EXCEPTION PROCESSING TIMES: CLKs is the number of CDV CLK cycles to process the exception and fetch the first two words of the handler routine. Assumes a four CLK interrupt acknowledge bus cycle and no wait states. If CLKs are not shown here, see the Instruction Set section.

EXCEPTION PRIORITIES (Highest to Lowest): Reset; bus error and halt; address error; trace; external (user) interrupts ? through i; illegal instruction; privilege violation; trap, check, and divide by

EXCEPTION PROCESSING: All exception processing is done in the Supervisor statical diagnostic particle of the SPP for stacking. Except as noted below, the CPUs 1. Saves SR internally. 2. Forces S-1 and T-0 in SR. 3. Gets the vector number. 4. Pushe the saved SR then the PC onto the stack using the SSP. 5. Loads the PC from the exception vector. 6. Executes a handler routine. The saved PC is usually the address of the first word of the next instruction.

#### **EXCEPTION DESCRIPTIONS**

Listed in order of decreasing priority.

(reserved): Reserved for future use by Motorola; do not use

RESET\*: If RESET\* and HALT\* are BOTH input low, the current bus cycle is aborted, and exception processing begins when they extent high. The interrupt mask is set to receive the set of th

registers are affected.

BUS ERROR: When BERR\* is input low, the CPU aborts the current bus cycle and floats the address and data busses. When the BERR\* input returns high, the CPU stacks the Program Counter (unpredictable value), the Status Register, and four more words in this order: 1. The first word of the executing instruction; 2. The lower 16 bits of the aborted bus address; 3. The upper 16 bits of the Address; 4. Five bits of bus cycle information: Bit 4: 1=read, O=write; Bit 3 = 0 if the CPU was executing an instruction or processing a TRAP, TRAP, CRW or divide by zero exception; Bit 3 = 1 if the CPU was processing any other exception; Bits 2-0: FCZ-FCO.

When HALT\* and BERR\* are both input low, the CPU will abort the cycle, then re-run it when BERR\* then HALT\* return high. If a bus error occurs during bus or address error exception processing or while reading the vector table, the CPU halts.

HALT\*: When HALT\* is input low (with RESET\* and BERR\* high), the CPU finishes the current bus cycle, stops, and floats the address and data lines. Bus arbitration operates normally during halt. The CPU will continue when HALT\* returns

high. The CPU outputs HALT\* low when it stops because of double bus fault. Then only a low input on RESET\* can restart the CPU. See RESET\* and BERR\*.

. MICRO

CHART

ADDRESS ERROR: When the CPU fetches a word from an odd address, it responds as it does for a bus error. If a bus error occurs during address error exception processing, the CPU halts.

TRACE: When T=1 in the SR, an exception is forced after each instruction executes. An exception caused by an instruction is processed before the Trace exception is.

processed before the Trace exception is.

EXTERNAL INTERRUPTS: External logic encodes a priority level on IPL2\*, IPL1\*, IPL0\* (level sensitive). Level 7 is highest and not maskable. Level 1 is lowest. Level 0 is no interrupt. If the encoded level is 7, or greater than III, the CPU starts exception processing after it completes the current instruction. The CPU sets IIII to the encoded value when it forces S=1 and T=0 in the SR. The vector number is supplied internally (Interrupt Acknowledge bus cycle) if VPR\* is low or externally (Interrupt BERR\* is low, the Spurious Interrupt vector is used. Uninitialized 68000 support chips give vector number 15.

USER INTERRUPTS: These are external interrupts for which external logic provides an 8-bit vector (\$40-\$FF) during the Interrupt Acknowledge bus cycle.

the Interrupt Acknowledge bus cycle.

ILLEGAL, EMULATOR, AND UNIMPLEMENTED
INSTRUCTIONS: Any invalid instruction
opcode will cause an exception. Motorola
reserves each of these for future
definition except as follows. Opcodes
AAFA, \$AAFR, and \$AAFC will always cause
an Illegal Instruction exception; the
first two are reserved for Motorola
products, and the third is reserved for
customer use. An opcode with 1010
(\$Axxxx) or 1111 (\$Fxxxx) in Bits 15-12
will cause a Line 1010 or line 1111
Emulator exception, respectively. All
other uninglemented opcodes cause an
Illegal Instruction exception.

PRIVILEGE VIOLATION: Execution of a privileged instruction (PI) in User state causes a privilege violation exception (ANDI #da16,SR: EORI #da16,SR: MOVE src,SR: MOVE As,USP: MOVE USP,Ad; ORI #da16,SR: RESEI; RIE; STOP #da16). The saved PC is the address of the first word of the PI.

TRAP, TRAPV, AND CHK: The TRAP instruction always causes a trap exception, and four bits in the instruction word provide part of the vector number. The TRAPV and CHK instructions cause an exception if certain conditions exist when they execute.

BUS ARBITRATION: determined by the BR\*, BG\*, and BGACK\* signals.

## PINOUTS

68000 64-Pin DIP, Top View

\* means active low.
< and > show direction.
= means bidirectional.
nc means no connection
inside.

n. D4= 1 64=D5
. D3= 2 63=B6
n D2= 3 62=B7
D1= 4 61=B6
D0= 5 60=D9
A\$< 6 50=D1
UD\$< 7 58=D11
LD\$< 8 57=D12
R/W< 9 56=D13
B6<11 54=D15
B6AC(\*+12 53=GN
BR\*13 52>A23
UCC14 61>A22 VCC-14 CLK>15 51>A22 CLK>15 50>A21 GND-16 49-VCC HALT\*=17 48>A20 RESET\*=18 47>A19 VMA\*<19 46>A18 E<20 45>A17 VPA\*>21 44>A16 BERR\*>22 43>A15 IPL2\*>23 42>A14 IPL1\*>24 41>A13 IPL1\*>24 41>A13 50>A21 E<20 VPA\*>21 BERR\*>22 IPL2\*>23 IPL1\*>24 IPL0\*>25 40>A12 FC2<26 39>A11 FC1<27 38>A10 FC0<28 37>A9

36>A8 35>A7 34>A6 33>A5

# HACKENSACK, NJ 07602

#### INSTRUCTION SET

This table gives the addressing modes for each instruction. The Cycle and Flag Code Cycle and Flag Code column gives a code for operand sizes, instruction length, timing, and affect on flags. Example: Under ADD src,Dd the flag code A applies to all adressing modes; cycle code: 1 applies to ADD.8 Ds,Dd and ADD.W Ds,Dd; and cycle code 4 applies to ADD.L Ds,Dd. See Flag and Cycle Code tables.

Oper- Cycle and Inst ands Flag Code ABCD Ds,Dd B3 C ABCD -(As),-(Ad) B42 C Add 2-digit BCD Add 2-digit BCD numbers plus X ADD src,Dd A (add) Ds BW1 L4 As W1 L4 (As) BW6 L22 (As)+ BW6 L22 (As)+ -(As) BW11 L29 di16(As) BW18 L45 di8(As,Xn) BW25 L53 BW18 L45 addr. J. Buffe LdS addr. J. Buffe LdS addr. J. Buffe LdS addr. J. Buffe LdS dis(PC, Xn) Buffe LdS dis(PC, Xn) Buffe LdS (Ad) Buffe LdS dis(Ad) Buffe LdS dis(Ad, Xn) Buffe LdS dis(Ad, Xn) Buffe LdS addr. J. Buffe LdS Addr. Ds
As
(As)
(As)+
-(As)
di16(As) (As)+ W13 L22 -(As) W21 L29 di16(As) W33 L45 di8(As,Xn) W44 L53 addr.W W33 L45

addr.L W57 L69 di16(PC) W33 L45 di8(PC,Xn) W44 L53 #da W18 L38 dis(Pc,Kn) WA4 LE3
Hda Add to Ad
ADDI Hda,dst A
DBW L38
(Ad) BW35 L90
-(Ad) BW35 L90
-(Ad) BW35 L90
-(Ad) BW36 L97
dis(Ad,Kn) BW70 L105
add: W BW59 L101
add: L BW80 L107
Add immediate
ADDQ Hda3,dst A
Dd
Ad WL4
(Ad) BW15 L51 

Add operands and X
Add operands and X
AND (See ADD, but no
As, Dd) Logical AND S
ANDI (See ADD), but no
BUS LIO A/S
(AD), but no
BUS LIO A/S
(AD), but no
ANDI (See ADD), but no
BUS LIO A/S
(AD), but no
Anithmetic shift left
memory word by 1 bit or
Dd by count in Ds
or immediate data
(3); zero fill; last
bit out goes to C and
X; set V=1 if MSB
changes, else V=0.
If (Ds)=0 or #da3=0,
set flags only; flag
code is S
ASR (See ASL) B/S
Arithmetic shift
right memory word by
1 bit or Dd by count Add operands and X (1) right memory word by 1 bit or Dd by count 1 bit or Dd by count in Ds or immediate data (3); MSB fill; last bit out goes to C and X. If (Ds-10 or #da3=0, set flags only; flag code is S Bcc di8 cc true 11 N cc false 4 Bcc did cc true 11 N
Bcc di16 cc true 12 N
Bcc di16 cc true 12 G
Branch if cc is true;
di8-0 not allowed;
BC bc, st V
C bc, st V
(Ad) B15
(Ad) B15
(Ad) B23
di16(Ad) B35
di8(Ad,Xn) B46
addr.W B45
B35

CMPI #da,dst T
Dd SUB L27
(Ad) BUHB L58
(Ad) BUHB L58
(Ad) BUHB L58
-(Ad) BUHB L58
di16(Ad) BUJS L69
di16(Ad) BUJS L69
di16(Ad) BUJS L79
di8(Ad,Yn) BUMB L85
addr. W BUJS L79
compare dst to
immediate data as CMP
(dst - immediate
data)
CMPM (As)+,(Ad)+
BUH4 L50
T
Compare 2 memory
operands as CMP
DBcc Dh,di16 N
cc true T)
cc false & no br. 25
Decrement and branch
until Cc is true;
1)if cc is true;
decrement low word of
Ds; 3)if Ds is -1, go
to next instruction;
4)if Ds is not -1,
branch (loop); DBRA
same as DBF
DIVS src,Dd T
DS
WH 31
(As)
WH 32
(As)
WH 32
(As)
WH 32
(As) CMPT #da.dst. T BCHG #da8,dst Dd (Ad) (Ad) (AO)+ B35
-(Ad) 846
d16(Ad) 879
d18(Ad, Xn) 870
addr. W 893
addr. B80
Flip bit specified by
src in location given
by dst; put result
bit in Z (2)
BCLR (See BCHG,
especified by
src in location
given by dst; put
complement of
original bit in Z (2)
BRA d18 11 N
BRA d18 12 N
BRanch always; d18-0
not allowed
BSET (See BCHG) V
Set bit specified by
src in location
given by dst; put
complement of
original bit in Z (2)
BRA d18 12 N
Branch always; d18-0
not allowed
BSET (See BCHG) V
Set bit specified by
src in location given
by dst; put
complement of
original bit in Z (2)
BSR d18 43 N
BRSR d16 47 N
Branch (call) to
subroutine; push long
word address of next
instruction using SP;
d18-0 not allowed
BSTST Ds, dst V
Dd
L3
(Ad) B6
(Ad) B6
(Ad) B6
(Ad) B1
d16(Ad) B1
d16(Ad) B1
d16(Ad) B1
dd16(Ad) B25
addr. W
B3C dil6(PC) Wiss dil8(PC, N) Wiss fdat6 Wiss pined Long Dd by signed ward src, put signed quotient in low word and remainder (same sign as dividend unless zero) in high word of Dd; if src is zero, cause Divide By Zero Exception; if dividend is larger than a signed word, set V=1, leave Dd unchanged, and end early; N and Z describe quotient but are undefined if V=1; set C=0 always. CLKs is max; min is 90% of max addr.L 83C di16(PC) 818 di8(PC,Xn) 825 #da8 88 BTST #da8,dst V BTST #da8,dst V Dd L12 (Ad) B18 (Ad)+ B18 -(Ad)+ B25 di16(Ad) B39 di8(Ad,Xn) B48 Gil(Aq, Xm) 848
addr. W 839
addr. W 839
addr. W 829
dif(Pc, Xm) 848
Set Z equal to Complement of bit specified by src in location given by dst; no change to dst (2)
DHK src, Dd W In-Bounds/Out Ds W3/M109
(As) W2/M110
(As) W2/M110
dif(As) W4/M113
dif(As) W4/M113
dif(As) W4/M113
daddr. W W48/W113 max DIVU src,Dd T (As) w124
(As) w125
(As) w125
(As) w125
(As) w125
(As) w125
(As) w126
(As) w127
(As) w127
(As) w128
(As) w128
(As) w128
(As) w128
(As) w128
(As) w128
(As) w130
(As) w dia(As,Xn) US2/U114
addr.W W44/U113
addr.W W44/U113
dia(PC,Xn) W52/U114
#da16 W25/U111
Dheck Dd low word
against 0 and upper
bound; cause
exception if less
than 0 (MSB=1) or greater than upper bound (0-\$7FFF); src Equind (0-\$7FF); src is 2's complement (\$8000-\$FFFF) of upper bound CLR Dd Bull L3 S (Ad) Bull 5 L51 (Ad)+ Bull 5 L51 -(Ad) Bull 5 L51 -(Ad) Bull 5 L51 di16(Ad) Bull 5 L73 di8(Ad,Xn) Bul46 L83 addr. U Bul 5 L73 BW35 L73 BW46 L83 BW35 L73 addr.W BW35 L
addr.L BW59 L
Clear operand to
set N=0, Z=1 (4)
OMP src,Dd T Clear operand to 0; set N=0, Z=1 (4) CMP src,Dd T Ds Bul L3 As Uil L3 (As) Bul6 L22 (As)+ Bul6 L22 -(As) Bul1 L29 di8(As,Kn) Bul7 L29 di8(As,Kn) Bul25 L53 addr. W Bul8 L45 addr. W Bul8 L45 addr. W Bul8 L45 Bul7 B L45 addr. W Bul8 L45 Bul7 B Bul7 B L45 Bul7 B Bul7 addr. W 8M18 L45
addr. W 8M39 L89
di16(PC) 8M18 L45
di6(PC, N) 8M25 L33
Compare Dd to src;
subtract src from Dd,
set flags, don't
change operands; BLT,
for example, branches
after CMP if Dd is
less than src
CMPA src, Ad T
Ds
As WL3
As with lower MSB
ILLEGAL 103 N
Invalid object codes
cause Illegal
instruction exception
JMP (Ad) 6 N
dis6(Ad) 12
addr.4 12
addr.4 12
addr.4 12
addr.5 12
addr.6 12
addr.6 12
dis6(PC) 12
dis6(PC, N) 25
Jump unconditionally
JSR (Ad) 32 N
dis6(Ad) 43
dis6(Ad, N) 64
addr.1 60
addr.6 1 60
address of next
instruction using SP Ds UL3
As UL3
(As) U11 L22
(As) U11 L22
(As) U13 L29
di16(As) U13 L29
di16(As) U33 L53
addr.U U25 L45
di16(Pc) U23 L53
ddf.U U25 L53
ddf.U7 U75 L7 U75

LEA src.Ad N LA STC,AO N
(As) L1
di16(As) L8
di8(As,Xn) L17
addr.W L8
addr.L L20
di16(PC) L8
di8(PC,Xn) L17
Load effective die(PC, Nn) L17
Load effective
address; calculate
long word ebsolute
address; calculate
long word ebsolute
address of operand,
and put educess in Ab
Link and allocate
stack space; save As
contents on stack,
copy new SP into As,
and add di16 to SP;
SP then points to
lowest and As to
highest address +1 of
stack space; save As
contents on stack;
copy new SP into As,
and add di16 to SP;
SP then points to
lowest and As to
highest address +1 of
stack space; di16
must be 2'z
complement of size;
use at start of
subroutine to reserve
temporary date space
on stack; undo with
LNLK
LSL (See ASL) B
Logical shift left
memory word by 1 bit
or D dby count in Ds
or immediate data
(3); zero fill; last
bit out goes to C and
X. If (0s)=0 or
fld3=0, set flags
only; flag code is S
LSR (See ASL) B
Logical shift right
memory word by 1 bit
or Dd by count in Ds
SLSR (See ASL) B
Logical shift right
memory word by 1 bit
or Dd by count in Ds Logical shift right memory word by 1 bit or Dd by count in Ds or immediate data (3); zero fill; last bit out goes to C and X. If (Ds)=0 or #dd3=0, set flags only; flag code is S MOVE src,dst S MOVE from src to dst; see MOVE table, except as follows Move from src to dst; see MOVE table, except as follows MOVE src, SR (PI) and MOVE src, CRR and MOVE src, CRR and MOVE MOVE MOVE SR, dst N GR and MOVE SR, dst N See Move table MOVEM SR, dst N (Ad) M37 L T5 (-Rd) M37 L T5 WOVEM r1,05 (Ad) W37 L75 -(Ad) W37 L75 din(Ad) W81 L91 din(Ad, Nn) W71 L98 addr.W W81 L91 addr.L W82 L102 MOVEM src.rl N (As) W55 L88 (As)+ W55 L88 (As)+ W56 L88 di16(As) W78 L100 di8(As,Xn) W84 L104 dil(As) W/A LIDU
diB(As,Xn) WBA LIDU
addr. W WB LIDU
addr. W WB LIDU
dib(Dr,Xn) WBA LIDU
dib(Dr,Xn) WBA LIDU
dib(Dr,Xn) WBA LIDU
move multiple regs
(DD-D7, AD-A7) to or
from consecutive
memory locations; 1s
in 16-bit reg list
bit map rl qive regs
to move; LSB gives
first reg moved, MSB
last; (AG) mode
write order is A7-ADD7-D0 from start
address mirus 2
through lower
addresses, and final
Ad points to last
word written; for other modes order is word written; for other modes order is DO-D7-AD-A7 from start address through higher addresses; (As)+ mode final As points to last word read plus 2; word operands read from memory are signextended to 32 bits; a cyter sead over the sead of the sea extended to 32 bits; 1 extra read cycle occurs in memory to reg instruction. Example: MOVEM.L #\$8002,(A5) would move D1 to (A5), then move A7 to (A5)+2; A5 not changed

MOVEP Ds, di16(Ad)
W35 L74 N
MOVEP di16(As), Dd
W36 L74 N
Move 2 or 4 bytes of
peripheral data
between a Data reg
and alternate bytes
of memory; high order
reg byte moves
to/from address, next
lower byte to
address+2, etc.;
bytes move on upper
half of data bus if
address is even,
lower half if address
is odd; An does not
change; for 8-bit
peripherals
MOVEQ #da8, Dd Ts
Move byte of
immediate (quick)
data, sign-extended
to 20 bits, to a Data
to 20 bits, to a Data
(MLS src, Dd and
MULD src, Dd and
MULD src, Dd and
MULD src, Dd S
Ds
(Ms) W117
(As) W117 MULU src,0d S
Ds W116
(As) W117
(As) W117
(As) W119
di16(As) W120
di16(As) W120
addr.U W120
di16(PC) W120
di16(PC) W120
di16(PC,Xn) W121
#da16 W118
Multiply word in
Multiply word scc put Multiply word in Dd by word src; put long product in Dd; signed or unsugned MBCD Dd B3 C (Ad) B15 (Ad) B15 (Ad) B23 di16(Ad) B35 di8(Ad,Xn) B46 adth W B35 dil(Ad), xh) 846
addr.W 855
addr.L 855
Addr.L 855
Negate BCD byte with
extend; subtract
operand and X from
zero; glue between 1 x 20,
operand and X from
zero; glue between 1 x 20,
operand and X from
Zero; glue between 1 x 20,
operand and X from
Zero; glue between 1 x 20,
operand and X from 0 (1)
NOP 1 N
No operation
NOT (See CLR) S
Logical (1's)
complement
Of (See ADD, except no
As,Ad)
Logical ORY S Loycompleme.
OR (See ADD) 5
As,Ad) 5
Logical OR
ORI (See ADDI) S
Logical OR Immediate
ORI #648,CCR 852 A
ORI #646,CR 8 

Subtract src and X from dst (1) Subpract src and Sub stack space; copy As to SP and pop long word from stack into As; use after LINK to restore stack and As

CYCLE CODES RTR 50 A
Return and restore;
pop CCR then PC from
stack; upper byte of
SR is not affected Cycle codes give instruction length instruction length in words and execution time in CLKs. Bus read and write cycles are assumed to be four CLK cycles each. If bus wait states occur, you must add them to the CLKs. The numbers of read and write bus cycles per instruction are given for this purpose. Listed in order of increasing CLKs, increasing words, increasing reads+writes, and increasing writes. For ordering only, s=1 and r=2 are assumed. Cycle Words.CLKs. Code Reads.Writes 1.4.1.0 2.4.0.0
1.6.1.0
1.8.1.0
1.8.1.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.0
1.8.2.

2.20.4.0
2.20.3.1
2.20.2.2
2.12.44.3.3+r.0
3.20.4.0
3.20.5.0
3.20.4.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.1
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20.3.2
3.20. 4.32.6.2
4.16+8r.4·2r
1.34.4·3
3.18+8r.4·2r.0
4.34.6.2
4.20+8r.5+2r.0
5.36.7.2
1.38.4.4
1.44.5.4
1.48.6.4
2.52.7.4
2.48.6.4
2.52.7.4
3.55.6.4
2.52.7.4
3.55.8.4
1.74.2.0
1.74.2.0
1.74.2.0
1.144.2.0
2.148.3.0
2.188.3.0
3.152.4.0
1.168.2.0
2.188.3.0
3.152.4.0
1.168.2.0
2.188.3.0
3.152.4.0

(Applicable where indicated)
(1) 2 is cleared if result is non-zero, but unchanged otherwise. Set or reset Z before start of operation to detect zero result, especially of repeated operation.
(2) Bit number is modulo 8 for memory operand, modulo 32 for reg operand (3) Shift or rotate count is modulo 8 for memory operand, modulo 64 for reg operand (4) A dst operand in memory is read before it is written (5) Flags are not affected if dst is Ad, except for CMPA

# **MOVE TABLE**

di8(Ad,Xn)

di16(Ad)/addr W

(Ad)/(Ad)+/-(Ad)

src Dd/Ad\* SIC

MOVE.L src,dst:
Ds 1 16
(As) 1 16
(As) 1 4 51
(As) 1 4 51
(-As) 22 65
di16(As) 34 73
di3(As,Xn) 45 83
addr.w 34 73
addr.w 38 90
di16(Pc) 34 73
di3(As,Xn) 45 83
di3(As,Xn) 45 83
di3(As,Xn) 45 83 MOVE.L src,dst: 60 90 90 97 101 105 101 107 101 36 73 73 83 90 97 90 90 101 90 97 81 8(PC,Xn) 45 83 97 99 105 a32 20 60 81 87 95 MOVEA.W or MOVEA.L src,Ad

RE 50 (PI Return from exception; pop SR then PC from stack

**FLAGS** 

2.8+4r.2.r 3.16.3.0 3.16.4.0 3.16.3.1

1.18.3.1 1.18.2.2 2.18.3.0 2.18.4.0 2.18.3.1 2.18.2.2 3.18.4.0 3.18.3.1 1.20.5.0

Flags Affected: Shift and rotate only BCD only; C is decimal carry or borrow (1) Compare and divide only Rotate only Bit ops only CHK only

**CONDITION DEFS** 

CC Carry Clear C\*
CS Carry Set C
EQ Equal Z
False D
GE Greater or Equal
(N.V)+(N\*.V\*)

CT Greater Than
(N.V.Z\*)+(N\*.V\*.Z\*)
HI Higher C\*.Z\*
HS Higher or Same C\*
Less or Equal
Z+(N.V\*.V\*.V)

S = - N Z VC CC
T = - N Z VC CC Compare and divide
U = - N Z VC C Rotate only
V = - Z - - Bit ops only
W = - N Z? V? C? CHK only
N = N None
A, B, C mean all; N means none;
S, T, U, V, W mean some
f? becomes undefined
fC cleared to zero
f set/cleared according to result
- not changed

-	not	changed	
Flag	CCR Bit	Flag Name	Condition for flag=1, except as noted in instruction descriptions
X	4	Extend	Carry
N	3	Negative	MSB of result = 1
Z	2	Zero	Result=0
		Overflow	Overflow occurs
V	. 1		
C	0	Carry	Carry or borrow occurs

## **INSTRUCTION NOTES**